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STRS COMPLIANT FPGA WAVEFORM 
DEVELOPMENT 
 
 
 
The Space Telecommunications Radio System (STRS) Architecture Standard describes a 
standard for NASA space software defined radios (SDRs).  It provides a common framework 
that can be used to develop and operate a space SDR in a reconfigurable and reprogrammable 
manner.  One goal of the STRS Architecture is to promote waveform reuse among multiple 
software defined radios.  Many space domain waveforms are designed to run in the special 
signal processing (SSP) hardware.  However, the STRS Architecture is currently incomplete in 
defining a standard for designing waveforms in the SSP hardware.  Therefore, the STRS 
Architecture needs to be extended to encompass waveform development in the SSP hardware.  
A transmit waveform for space applications was developed to determine ways to extend the 
STRS Architecture to a field programmable gate array (FPGA).  These extensions include a 
standard hardware abstraction layer for FPGAs and a standard interface between waveform 
functions running inside a FPGA.  Current standards were researched and new standard 
interfaces were proposed.  The implementation of the proposed standard interfaces on a 
laboratory breadboard SDR will be presented. 
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STRS Architecture Standard
• GPM – General-purpose 
Processing Module
• SPM – Signal Processing 
Module
• RFM – Radio Frequency 
Module
• HID – Hardware Interface 
Description
• HAL – Hardware Abstraction 
Layer
• The current firmware section 
supports 
– the use of Platform 
Independent Modeling and 
design techniques
– Modularity
– Internal and external HID 
within the SPM Hardware Architecture Diagram
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Proposed Addition to Firmware Waveform 
Development Architecture:
Waveform Function Interface (WFI)
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STRS Waveform Development
Definition of a Waveform
• the set of transformations 
applied to information 
transmitted over the air
• the corresponding set of 
transformations to convert 
received signals back to their 
information contents 
Goals
• Design a platform 
independent waveform 
Design a waveform that is 
reconfigurable
• Design a waveform that is 
portable and reusable
Re-configurable
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Transmit Waveform Development
• Designed waveform using platform independent modeling tool
• Separated waveform functions into modular blocks
• Utilized custom, common interface
• Interfaces called the Waveform Function Interface (WFI)
• Portability, reuse
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Data Sheets
• Standard 
documentation 
process
• Data sheets used to 
define interfaces
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Waveform Function Interface (WFI) Research
• Open Core Protocol (OCP)
– Designed for IP cores 
– Master/Slave Architecture
– Set of basic signals
– Profiles
• Wishbone
– 3 Modules:
• SYSCON
• Master
• Slave
– Standard signal naming convention
– Emphasis on documentation
• Mercury Computer Systems
– Component Portability Interface
• Implementation of the proposed Specialized 
Hardware Supplement (SHS) of the SCA 3.1
• Based on several Open Core Protocol (OCP) 
profiles
• AMBA, Avalon, Xilinx, etc
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Waveform Function Interface (WFI) Conclusions
• A second transmit waveform has been implemented 
to comply with Wishbone
• Standardized documentation (e.g. data sheets)
– Understanding the interface
– Interoperability of functions
– Portability
• The WFI allows the use of IP cores from vendors 
without disclosing proprietary designs
• The WFI protects IP core proprietary designs 
• Waveform functions may not be portable if the code 
inside is platform specific
• Yet to determine if this approach is practical with 
respect to proprietary concerns
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Proposed Addition to FPGA Hardware 
Abstraction Layers:
Firmware Developer Interface (FDI)
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Platform Specific Wrapper
• Abstracts details of the 
platform from the application 
developer
• Accepts command and data 
information from the GPM 
and provides them to the 
application
• Functions:
– Clock generation
– Signal registering
– Synchronization
– Other non-waveform 
specific functions the 
platform requires
• No standardization of the 
interfaces exists
12
National Aeronautics and Space Administration
www.nasa.gov
FPGA Hardware Abstraction Research
• Joint Tactical Radio System (JTRS)
– Modem Hardware Abstraction Layer (MHAL)
• Standard Message format implies standard HAL on GPM
• New standard - June 2007
• Object Interface Systems, Inc
– ORBexpress®
• CORBA messages
• STRS does not support CORBA
• Virtex 4/5 only
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Firmware Developer Interface (FDI)
• FDI – FPGA hardware 
abstraction layer
• Goals
– Abstract SDR platform from 
waveform developer
– Promote waveform 
portability and reuse
– Support different design 
data flows
– Promote platform 
independent design 
methodology
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Firmware Developer Interface (FDI) Description
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Data FDI – Common 
interface between data 
streaming devices
Control FDI – Common 
interface between control 
devices
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Firmware Developer Interface (FDI)
Implementation on Space SDR
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Firmware Developer Interface (FDI) Results
• General Purpose Processor Control Read signals
• Signals Abstracted and standardized
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Improvements to the Firmware Developer Interface (FDI)
• Data read/write for GPP unnecessary
• Standard signal naming conventions
• Clock domain transition registers
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Firmware Developer Interface (FDI) Conclusions
• Trades to consider when standardizing message passing 
protocol
– Flexibility Portability
– Documentation Proprietary
• A highly configurable FDI would be beneficial in waveform 
portability 
• Need to conduct waveform porting experiments between SDRs 
on which the FDI has been implemented
• CoNNeCT offers an opportunity to experiment with FDI 
implementations on a space-based SDR test bed
• JTRS and industry partners offer potential standards to advance 
FDI and WFI
• The platform specific wrapper concept has been incorporated 
into the STRS Architecture
